

FIG. 1 (PRIOR ART)




FIG. 2




FIGURE 3A

M0	M1	M2	M3	M4	M5
PRE-PROGRAMMED PATTERN LATCH	1	0	0	0	0
LOGIC SIGNALLED	LATCH	MUX	MUX	LATCH	MUX
TEST TIME IN CLOCK CYCLES FOR SERIAL SHIFT (P.A)	1	1	1	1	1
TEST TIME IN CLOCK CYCLES WITH BYPASS	1	.01	.01	1	.01

FIGURE 3B




FIGURE 4